UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/584,604	05/31/2000	Scott A. Rosenberg	INTL-0364-US (P8583)	2847

21906 7590 01/25/2005

TROP PRUNER & HU, PC
8554 KATY FREEWAY
SUITE 100
HOUSTON, TX 77024

EXAMINER	
AMINI, JAVID A	

ART UNIT	PAPER NUMBER
2672	

DATE MAILED: 01/25/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	09/584,604	ROSENBERG, SCOTT A.	
	Examiner	Art Unit	
	Javid A Amini	2672	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on *30 August 2004*.

2a)☐ This action is **FINAL**. 2b)☒ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☐ Claim(s) _____ is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *26-54* is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☐ The specification is objected to by the Examiner.

10)☐ The drawing(s) filed on _____ is/are: a)☐ accepted or b)☐ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12)☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)☐ All b)☐ Some * c)☐ None of:

1.☐ Certified copies of the priority documents have been received.

2.☐ Certified copies of the priority documents have been received in Application No. _____.

3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☒ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____.
4) ☐ Interview Summary (PTO-413) Paper No(s)/Mail Date. _____ .
5) ☐ Notice of Informal Patent Application (PTO-152)
6) ☐ Other: _____.

Response to Arguments

Applicant's arguments filed August 30, 2004 have been fully considered but they are not completely persuasive.

Applicant on page 2 lines 1-27 argues about the first section 112 rejection that refers to enablement.

Examiner's reply:

According to the MPEP under subject of "Determine Whether the Claimed Invention Complies with 35 U.S.C. 112, First Paragraph Requirements: Enabling Disclosure: An applicant's specification must enable a person skilled in the art to make and use the claimed invention without undue experimentation. The fact that experimentation is complex, however, will not make it undue if a person of skill in the art typically engages in such complex experimentation. For a computer-related invention, the disclosure must enable a skilled artisan to configure the computer to possess the requisite functionality, and, where applicable, interrelate the computer with other elements to yield the claimed invention, without the exercise of undue experimentation. The specification should disclose how to configure a computer to possess the requisite functionality or how to integrate the programmed computer with other elements of the invention, unless a skilled artisan would know how to do so without such disclosure. See, e.g., Dossel, 115 F.3d at 946-47, 42 USPQ2d at 1884-85; Northern Telecom v. Datapoint Corp., 908 F.2d 931, 941-43, 15 USPQ2d 1321, 1328-30 (Fed. Cir.1990).

Applicant in the claim 1 lines 5-6 claimed that "readdressing the transformed pixel data to another memory address range without using a fetch engine." Examiner's comment about "a fetch engine": According to the authoritative dictionary of IEEE standards terms 7 edition on

page 426 in the left column explained the meaning of a "fetch" as [to locate and load computer instructions or data from storage]. Questions rose from previous paragraphs as following:

1- Does Applicant locate and load any pixel data (computer instructions)? According to the Examiner the Applicant uses confusing terms, and need to amend the claim language. The section 112 first paragraph is still applied. Applicant 'specification (fig. 2) does not enable a person skilled in the art to make and use the claimed invention without undue experimentation. Applicant on page 2 the last line uses wrong language, Examiner added the underlined word, see following example: " ... memory range of virtual addresses is not forwarded to physical memory addresses."

Applicant on page 3 lines 4-22 argues the rejection under section 112-second paragraph is confusing in respect to the term "transfer function".

Examiner's reply: According to the MPEP under subject of "INDEFINITE LIMITATIONS MUST BE CON-SIDERED" A claim limitation which is considered indefinite cannot be disregarded. If a claim is subject to more than one interpretation, at least one of which would render the claim unpatentable over the prior art, the examiner should reject the claim as indefinite under 35 U.S.C. 112, second paragraph (see MPEP § 706.03(d)) and should reject the claim over the prior art based on the interpretation of the claim that renders the prior art applicable.

Examiner's comment: The most common and well-known transfer function is the Laplace or Fourier transform of the impulse response function. The function of transfer function applies directly to this invention, because the Applicant uses this term to specify the mapping, writing, reading and performing of the addresses of pixel data. Examiner extracted the definition of the

term "transfer function" from the authoritative dictionary of IEEE standards terms 7 edition on page 1199 in the right column.

The following questions are regarded to the previous paragraph:

1- Does Applicant agree with the definition of the transfer function?

2- What type of transfer function is Applicant claiming (the Laplace or Fourier transform)?

Applicant on page 3 lines 18-19 argues that regardless of how broadly transfer function can be read, it must be read with other limitations in the claim. Examiner's reply: Examiner agrees with the Applicant statement, but Examiner cannot incorporate other limitations with a broad language of transfer function or transformation. For example: Applicant in claims 26, 38 uses "a transformation", "the transformed pixel data", and in claim 50 uses " a transformation of the pixel data", and "a first transfer function".

1-Where does in a claim show a limitation that supports the term "transfer function"?

Examiner's comment: The embodiment of the present invention is transfer function in a serial architecture environment see specification on page 4 lines 3-12. That causes an important issue to understand the concept of the transfer function for this invention.

Applicant on page 3 argues regarding that the cited reference to Mastronarde is commonly owned. Examiner's reply: The cited reference has been replaced with a new reference Homan Igehy.

Examiner encourages Applicant to schedule an interview.

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

> The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Claims 26-54 rejected under 35 U.S.C. 112, first paragraph, as based on a disclosure which is not enabling. The bandwidth utilization without using the fetch engine is critical or essential to the practice of the invention, but not included in the claims. See *In re Mayhew*, 527 F.2d 1229, 188 USPQ 356 (CCPA 1976). Applicant claims that transferring pixel data at a given memory address range, without using a fetch engine. But applicant does not specify, and it is not clear what type of algorithms or methods applicant uses.

The following is a quotation of the second paragraph of 35 U.S.C. 112:

> The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 34, 35, 48-54 rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Applicant uses the term "TRANSFER FUNCTION" to specify the mapping, writing, reading, performing, and etc. of the addresses of pixel data. The transfer function in general terms can be written as a program or can be used as hardware. The definition of the transfer function: 1. A mathematical statement that describes the transfer characteristics of a system, subsystem, or equipment. 2. The relationship between the input and the output of a system, subsystem, or equipment in terms of the transfer characteristics. Therefore in respect to the definition the fetch engine is considered as a transfer function.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 26-54 rejected under 35 U.S.C. 103(a) as being unpatentable over Homan Igehy et al. (hereinafter referred as a Homan), R. Pendse and R. Bhagavathula (hereinafter referred as a Pendse), and further in view of Kajita.

1. Claims 26-28.

A method comprising: transferring pixel data to a transformation engine at a given memory address range; performing a transformation on the pixel data; and readdressing the transformed pixel data to another memory address range without using a fetch engine. Homan page 133 under subject of "mip mapping" teaches a transformation for each pixel data. Homan in fig. 3 illustrates readdressing the transformed pixel data to another address. Homan does not explicitly specify the architecture for pixel data transformations without using a fetch engine. However Homan in fig. 6 illustrates a performance between architecture with no prefetching and with prefetching. Examiner's interpretation: no prefetch is equivalent to no fetch engine. Also Pendse teaches algorithm with pre-fetching. That is different from fetch engine that applicant claims. Homan and Pendse do not explicitly specify readdressing, writing, performing the transformed graphical data to another memory address range as Applicant claimed in the claim 1, however Kajita in col. 2, lines 1-19 teaches a step of accessing the physical memory by using a second address space; an address conversion step of performing mapping and management of address

data from the first address space to the second address space in unit of a predetermined memory block. And also Kajita is silent about using the fetch engine. Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the teaching of Kajita (i.e. combines the extracted page frame number with offset data stored in the first address space to map address data to the second address space in unit of the memory block) and Pendse (i.e. teaches a S-LRU algorithm with pre-fetching and generating a virtual memory by dividing the cache into two segments) into Homan invention to improve the latency problem in caching and prefetching architecture. This modification would be beneficial to users working with graphics.

2. Claim 29.

The method of claim 28 further including: generating a virtual memory address for a second memory location. Pendse on page 863 in left column teaches a S-LRU algorithm with pre-fetching. Generating a virtual memory by dividing the cache into two segments.

3. Claim 30.

The method of claim 29 further including: re-mapping a virtual memory address of said first virtual memory location to write said transformed pixel data from said first virtual memory location to said virtual memory address of said second memory location; and transferring the pixel data to a memory controller using a memory controller client in a forward, write-through direction. The step of re-mapping is obvious because when the cache is divided into two segments, the memory addresses of first and second locations must be known in order to be able to transform the graphical data within the memory locations. Pendse on page 863 in left column

teaches a S-LRU algorithm with pre-fetching. Generating a virtual memory by dividing the cache into two segments.

4. Claim 31.

The method of claim 30 further including writing pixel data to a virtual memory location associated with a memory controller client that receives pixel data written to certain virtual addresses. Homan in fig. 2 illustrates a texture memory system, recorder buffer and cache, which can be considered as virtual addresses.

5. Claim 32.

The method of claim 31 including causing an operating system to set aside virtual addresses for said memory controller client. Kajita in fig. 3 illustrates virtual addresses and it is obvious to set aside addresses by operating system.

6. Claim 33.

The method of claim 30 wherein generating said virtual memory address for said second memory location includes transforming the addresses of said pixel data at said first virtual memory location to addresses at said second memory location. Pendse on page 863 in left column teaches a S-LRU algorithm with pre-fetching. Generating a virtual memory by dividing the cache into two segments.

7. Claim 34.

The method of claim 33 including determining the offset to pixel data by subtracting a base address at said first virtual memory location from the address of pixel data. The step is obvious because Kajita teaches in col. 4, lines 34-36, the acquired PFN is combined with the OFFSET of the original virtual address, thereby converted to a physical address, and outputted.

8. Claim 35.

The method of claim 34 including adding said offset to a base address of said second memory location. Kajita teaches in the address conversion step, a corresponding page frame number is extracted from an associative memory based on a virtual page number stored in the first address space, and the extracted page frame number is combined with offset data stored in the first address space to map address data to the second address space in unit of the memory block.

9. Claim 36.

The method of claim 30 wherein writing said transformed pixel data from said first virtual memory location to said second memory location includes writing the pixel data from said first virtual memory location associated with a first transfer function to said second memory location associated with a second transfer function. The step is obvious because of the broad claim language "transfer function", it is well known in the art that a pipeline supports block moves, block reads and write operations, as well as other data transfer functions in hardware and software. Pendse on page 863 in left column teaches a S-LRU algorithm with pre-fetching. Generating a virtual memory by dividing the cache into two segments

10. Claim 37.

The method of claim 36 including transforming the addresses of the pixel data from addresses in a first virtual memory range associated with said first transfer function to memory addresses in a second virtual memory range associated with said second transfer function. Pendse on page 863 in left column teaches a S-LRU algorithm with pre-fetching. Generating a virtual memory by dividing the cache into two segments

11. Claim 38.

See rejection of claim 26. An article comprising a medium storing instructions that enable a processor-based system to: transfer pixel data to a transformation engine at a given memory address range; perform a transformation on the pixel data; and readdress the transformed pixel data to another memory address range without using a fetch engine.

12. Claim 39.

See rejection of claim 26. The article of claim 38 further storing instructions that enable the processor-based system to: manipulate the transformed pixel data without going between a memory location and another transformation engine.

13. Claim 40.

See rejection of claim 26. The article of claim 39 further storing instructions that enable the processor-based system to: write pixel data to a first virtual memory location; and perform a first pixel transformation at said first virtual memory location in a virtual memory space.

14. Claim 41.

See rejection of claim 29. The article of claim 40 further storing instructions that enable the processor-based system to: generate a virtual memory address for a second memory location.

15. Claim 42.

See rejection of claim 30. The article of claim 41 further storing instructions that enable the processor-based system to: re-map a virtual memory address of said first virtual memory location to write said transformed pixel data from said first virtual memory location to said virtual memory address of said second memory location; and transfer the pixel data to a memory controller using a memory controller client in a forward write-through direction.

16. Claim 43.

See rejection of claim 31. The article of claim 42 further storing instructions that enable the processor-based system to write pixel data to a virtual memory location associated with a memory controller client that receives pixel data written to certain virtual addresses.

17. Claim 44.

See rejection of claim 32. The article of claim 43 further storing instructions that enable the processor-based system to cause an operating system to set aside virtual addresses for said memory controller client.

18. Claim 45.

See rejection of claim 33. The article of claim 42 further storing instructions that enable the processor-based system to transform the addresses of pixel data at said first virtual memory location to addresses at said second memory location.

19. Claim 46.

See rejection of claim 34. The article of claim 45 further storing instructions that enable the processor-based system to determine the offset to each pixel data by subtracting a base address at said first virtual memory location from the address of each pixel data.

20. Claim 47.

See rejection of claim 35. The article of claim 46 further storing instructions that enable the processor-based system to add said offset to a base address of said second memory location.

21. Claim 48.

See rejection of claim 36. The article of claim 42 further storing instructions that enable the processor-based system to write said pixel data from said first virtual memory location

associated with a first transfer function to said second memory location associated with a second transfer function.

22. Claim 49.

See rejection of claim 37. The article of claim 48 further storing instructions that enable the processor-based system to transform the addresses of said pixel data from addresses in a first virtual memory range associated with said first transfer function to memory addresses in a second virtual memory range associated with said second transfer function.

23. Claim 50.

See rejection of claim 26. A system comprising: a memory controller that receives pixel data and virtual memory addresses for a transformation of the pixel data in a virtual memory space; a first memory controller client that forwards the pixel data and virtual memory addresses to a first transfer function; and a second memory controller client that receives data from said first transfer function together with new virtual memory addresses for transfer in a forward, write-through direction without using a fetch engine.

24. Claim 51.

See rejection of claim 26. The system of claim 50 wherein said first memory controller client selectively forwards the pixel data and virtual memory addresses to one of a plurality of transfer functions and said second memory controller client receives the pixel data with new virtual memory addresses from said plurality of transfer functions.

25. Claim 52.

See rejection of claim 31. The system of claim 51 wherein said second memory controller client writes the pixel data back to said memory controller.

26. Claim 53.

See rejection of claim 26. The system of claim 50 including a plurality of transfer functions, one of said transfer functions arranged to write output data to an address range of another transfer function.

27. Claim 54.

See rejection of claim 37. The system of claim 53 wherein said transfer functions are associated with virtual memory address ranges.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Javid A Amini whose telephone number is 703-605-4248. The examiner can normally be reached on 8-4pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Razavi can be reached on 703-305-4713. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Javid A Amini
Examiner
Art Unit 2672

Javid Amini

JEFFREY A. BRIER
PRIMARY EXAMINER